Home
last modified time | relevance | path

Searched refs:REG_TC_HDMITX_PLL_46_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c9521 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9549 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9577 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9605 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10069 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10097 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10125 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10153 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10617 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10645 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c9412 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9440 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9468 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9496 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9954 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9982 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10010 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10038 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10496 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10524 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c9520 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9548 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9576 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9604 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10068 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10096 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10124 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10152 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10616 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10644 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c9068 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9096 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9124 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9152 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9593 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9621 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9649 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9677 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10118 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10146 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h7395 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c9068 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9096 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9124 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9152 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9593 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9621 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9649 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9677 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10118 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10146 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h7395 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c9412 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9440 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9468 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9496 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9954 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9982 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10010 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10038 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10496 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10524 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c9068 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9096 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9124 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9152 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9593 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9621 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9649 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9677 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10118 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10146 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h7395 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c9068 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9096 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9124 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9152 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9593 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9621 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9649 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
9677 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xD1/*ALL*/, },
10118 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
10146 { DRV_DAC_REG(REG_TC_HDMITX_PLL_46_L), 0xFF, 0xC6/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h7395 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3456 #define REG_TC_HDMITX_PLL_46_L (REG_TC_HDMITX_PLL_BASE + 0x8C) macro