Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_55_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3578 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4113 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4644 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
5176 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
3005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
3534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4063 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4588 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
5113 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1450 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3043 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3578 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4113 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4644 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
5175 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6912 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6912 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c376 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1430 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2480 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
3005 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
3534 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4063 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4588 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
5113 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6912 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1403 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
1913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
2933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
3961 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
4981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_55_H), 0xFF, 0x04/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6912 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3230 #define REG_TC_HDGEN_BK1_55_H _PK_H_(0x1, 0x55) macro