Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_54_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3576 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4111 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4642 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
5174 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4586 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
5111 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c382 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
913 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3576 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4111 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4642 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
5173 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6910 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6910 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
899 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2478 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3003 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3532 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4061 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4586 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
5111 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6910 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
1911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
2421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
2931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
3959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x00/*ALL*/, },
4469 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
4979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_54_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6910 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3228 #define REG_TC_HDGEN_BK1_54_H _PK_H_(0x1, 0x54) macro