Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_53_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2507 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3038 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3573 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4639 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
5171 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1950 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3000 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4058 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
5108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2507 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3038 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3573 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4639 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
5170 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
4976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6907 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
4976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6907 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c371 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
896 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1950 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2475 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3000 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3529 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4058 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
5108 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
4976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6907 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c374 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
884 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1398 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
1908 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x27/*ALL*/, },
2418 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
2928 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3442 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
3956 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x07/*ALL*/, },
4466 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
4976 { DRV_DAC_REG(REG_TC_HDGEN_BK1_53_L), 0xFF, 0x23/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6907 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3225 #define REG_TC_HDGEN_BK1_53_L _PK_L_(0x1, 0x53) macro