Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_4A_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3020 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4090 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4621 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
5153 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
878 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4565 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
5090 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c361 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1427 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3020 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3555 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4090 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4621 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
5152 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6889 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6889 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
878 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1407 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1932 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2457 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3511 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4040 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4565 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
5090 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6889 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
866 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1380 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
1890 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0xfa/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
2910 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
3938 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4448 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
4958 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_L), 0xFF, 0x10/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6889 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3207 #define REG_TC_HDGEN_BK1_4A_L _PK_L_(0x1, 0x4A) macro