Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_4A_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2490 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4622 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
5154 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4566 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
5091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
893 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1428 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2490 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3021 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3556 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4622 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
5153 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6890 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6890 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1933 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2458 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3512 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4041 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4566 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
5091 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6890 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
867 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x00/*ALL*/, },
2401 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
2911 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3425 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
4959 { DRV_DAC_REG(REG_TC_HDGEN_BK1_4A_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6890 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3208 #define REG_TC_HDGEN_BK1_4A_H _PK_H_(0x1, 0x4A) macro