Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_49_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3019 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4089 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4620 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
5152 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
5089 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1426 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3019 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4089 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4620 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
5151 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6888 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6888 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c352 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
877 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1406 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1931 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2456 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2981 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3510 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4039 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
5089 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6888 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c355 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1379 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
1889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2399 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
2909 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3423 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4447 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
4957 { DRV_DAC_REG(REG_TC_HDGEN_BK1_49_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6888 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3206 #define REG_TC_HDGEN_BK1_49_H _PK_H_(0x1, 0x49) macro