Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_48_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4618 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
5150 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4037 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
5087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c358 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
889 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1424 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2486 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3017 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3552 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4618 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
5149 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
4955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6886 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
4955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6886 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1404 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1929 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2979 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4037 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4562 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
5087 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
4955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6886 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c353 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
863 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1377 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
1887 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
2397 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
2907 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3421 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
3935 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x00/*ALL*/, },
4445 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
4955 { DRV_DAC_REG(REG_TC_HDGEN_BK1_48_H), 0xFF, 0x01/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6886 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3204 #define REG_TC_HDGEN_BK1_48_H _PK_H_(0x1, 0x48) macro