Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_38_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3517 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4052 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
5115 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2944 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4527 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
5052 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
854 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1389 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2451 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2982 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3517 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4052 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4583 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
5114 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
3900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6853 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
3900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6853 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c315 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
840 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1369 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1894 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2419 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2944 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3473 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4002 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4527 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
5052 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
3900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6853 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c318 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3e/*ALL*/, },
828 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x74/*ALL*/, },
1342 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x2b/*ALL*/, },
1852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x4f/*ALL*/, },
2362 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
2872 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x38/*ALL*/, },
3386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
3900 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
4920 { DRV_DAC_REG(REG_TC_HDGEN_BK1_38_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6853 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3171 #define REG_TC_HDGEN_BK1_38_L _PK_L_(0x1, 0x38) macro