Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_37_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4050 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4581 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
5113 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2942 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4000 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4525 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
5050 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
852 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1387 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2449 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2980 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3515 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4050 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4581 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
5112 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
3898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6851 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
3898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6851 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
838 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1892 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2417 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2942 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3471 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4000 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4525 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
5050 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
3898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6851 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c316 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3e/*ALL*/, },
826 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x74/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x2b/*ALL*/, },
1850 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x4f/*ALL*/, },
2360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
2870 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x38/*ALL*/, },
3384 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
3898 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_HDGEN_BK1_37_L), 0xFF, 0x3d/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6851 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3169 #define REG_TC_HDGEN_BK1_37_L _PK_L_(0x1, 0x37) macro