Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_2E_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
5096 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
5033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1370 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2432 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2963 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4564 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
5095 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6834 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6834 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c296 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
821 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1350 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1875 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2400 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2925 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3983 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4508 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
5033 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6834 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
1833 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2343 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
2853 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3367 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
3881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4391 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
4901 { DRV_DAC_REG(REG_TC_HDGEN_BK1_2E_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6834 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3152 #define REG_TC_HDGEN_BK1_2E_H _PK_H_(0x1, 0x2E) macro