Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_29_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
5086 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c286 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2390 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
5023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c294 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
825 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1360 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2422 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2953 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3488 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4554 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
5085 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6824 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6824 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c286 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
811 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1340 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1865 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2390 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2915 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3444 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3973 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4498 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
5023 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6824 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c289 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
799 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1313 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
1823 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2333 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
2843 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3357 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
3871 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
4891 { DRV_DAC_REG(REG_TC_HDGEN_BK1_29_H), 0xFF, 0x03/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6824 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3142 #define REG_TC_HDGEN_BK1_29_H _PK_H_(0x1, 0x29) macro