Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_25_L (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2944 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4545 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
5077 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1856 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c285 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
816 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1351 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2413 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2944 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3479 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4545 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
5076 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3862 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6815 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3862 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6815 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
802 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1331 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1856 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2381 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2906 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3435 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3964 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4489 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
5014 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3862 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6815 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c280 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
790 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
1814 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x00/*ALL*/, },
2324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
2834 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x4f/*ALL*/, },
3348 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
3862 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4372 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
4882 { DRV_DAC_REG(REG_TC_HDGEN_BK1_25_L), 0xFF, 0x57/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6815 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3133 #define REG_TC_HDGEN_BK1_25_L _PK_L_(0x1, 0x25) macro