Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_18_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c260 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
791 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
5052 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c252 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
777 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c260 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
791 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1326 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2388 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2919 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3454 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4520 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
5051 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
765 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6790 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
765 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6790 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c252 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
777 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1306 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1831 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2356 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2881 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3410 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3939 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4464 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4989 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
765 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6790 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c255 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
765 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1279 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
1789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2299 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
2809 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3323 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
3837 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4347 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
4857 { DRV_DAC_REG(REG_TC_HDGEN_BK1_18_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6790 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3108 #define REG_TC_HDGEN_BK1_18_H _PK_H_(0x1, 0x18) macro