Home
last modified time | relevance | path

Searched refs:REG_TC_HDGEN_BK1_17_H (Results 1 – 23 of 23) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
5050 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c250 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
775 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c258 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
789 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1324 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2386 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2917 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3452 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4518 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
5049 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c253 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
763 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6788 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c253 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
763 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6788 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c250 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
775 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1304 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1829 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2354 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2879 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3408 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3937 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4462 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4987 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c253 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
763 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6788 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c253 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x0f/*ALL*/, },
763 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
1277 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x03/*ALL*/, },
1787 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2297 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
2807 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
3321 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
3835 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x07/*ALL*/, },
4345 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
4855 { DRV_DAC_REG(REG_TC_HDGEN_BK1_17_H), 0xFF, 0x00/*ALL*/, },
[all …]
H A Dmdrv_dac_tbl.h6788 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dmdrv_dac_tbl.h3106 #define REG_TC_HDGEN_BK1_17_H _PK_H_(0x1, 0x17) macro