Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_5E_L (Results 1 – 25 of 34) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c124 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
659 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1190 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1725 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2256 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2787 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3318 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4388 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4919 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c124 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
653 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1178 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1707 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2232 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2757 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3282 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3811 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4340 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c124 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
659 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1190 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1725 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2256 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2787 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3318 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3853 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4388 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4918 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c124 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
653 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1178 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
1707 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2232 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
2757 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3282 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
3811 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4340 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
4865 { DRV_DAC_REG(REG_TC_CLK_GEN_5E_L), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h557 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h557 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h557 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h557 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h559 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro
H A Dmdrv_dac_tbl.h934 #define REG_TC_CLK_GEN_5E_L (REG_TC_CLK_GEN_BASE + 0xBC) macro

12