Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_5A_H (Results 1 – 25 of 38) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
655 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1186 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1721 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2252 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2783 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3314 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3849 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4915 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
649 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1174 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1703 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2228 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2753 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3278 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3807 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
655 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1186 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1721 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2252 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2783 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3314 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3849 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4384 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4914 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
649 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1174 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1703 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2228 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2753 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3278 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3807 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4336 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4861 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A Dmdrv_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
634 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1144 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1658 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2168 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2678 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3188 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3702 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4216 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4726 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A Dmdrv_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
634 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1144 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1658 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2168 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2678 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3188 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3702 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4216 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4726 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A Dmdrv_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
634 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1144 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1658 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2168 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2678 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3188 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3702 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4216 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4726 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A Dmdrv_dac_tbl.c120 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
634 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1144 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
1658 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2168 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
2678 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3188 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
3702 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4216 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
4726 { DRV_DAC_REG(REG_TC_CLK_GEN_5A_H), 0x1C, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
H A Dmdrv_dac_tbl.h927 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h550 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h550 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h550 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
H A Dmdrv_dac_tbl.h927 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h550 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h552 #define REG_TC_CLK_GEN_5A_H (REG_TC_CLK_GEN_BASE + 0xB5) macro

12