Home
last modified time | relevance | path

Searched refs:REG_TC_CLK_GEN_55_H (Results 1 – 25 of 34) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/
H A Dhal_dac_tbl.c122 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
657 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1188 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1723 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2254 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2785 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3316 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4917 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/
H A Dhal_dac_tbl.c122 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
651 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1176 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1705 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2230 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2755 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3280 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3809 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4338 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/
H A Dhal_dac_tbl.c122 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
657 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1188 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1723 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2254 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2785 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3316 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3851 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4386 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4916 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/
H A Dhal_dac_tbl.c122 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
651 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1176 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
1705 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2230 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
2755 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3280 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
3809 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4338 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
4863 { DRV_DAC_REG(REG_TC_CLK_GEN_55_H), 0x01, 0x00/*ALL*/, },
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A Dpnl_tcon_tbl.h540 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A Dpnl_tcon_tbl.h540 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A Dpnl_tcon_tbl.h540 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A Dpnl_tcon_tbl.h540 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/pnl/
H A Dpnl_tcon_tbl.h542 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro
H A Dmdrv_dac_tbl.h917 #define REG_TC_CLK_GEN_55_H (REG_TC_CLK_GEN_BASE + 0xAB) macro

12