Home
last modified time | relevance | path

Searched refs:REG_SC_BK3C_10_L (Results 1 – 15 of 15) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_dip.c1810 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_dip.c1790 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c1885 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_DIPscaling.c2347 phyOutYAdress = SC_R4BYTE(0, REG_SC_BK3C_10_L) * u16BusSize; in MDrv_XC_DIP_Read_Info()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c2065 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c2191 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c2193 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c1925 SC_W4BYTE(0, REG_SC_BK3C_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c2561 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c2516 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c2562 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c2516 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c2744 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c2939 DIP_W4BYTE(0, REG_SC_BK3C_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h11684 #define REG_SC_BK3C_10_L _PK_L_(0x3C, 0x10) macro