Home
last modified time | relevance | path

Searched refs:REG_SC_BK2F_35_L (Results 1 – 13 of 13) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c2494 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2496 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2503 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2505 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2512 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2514 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c2496 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2498 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2505 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2507 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2514 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
2516 SC_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c3040 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3042 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3049 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3051 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c3236 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3238 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3245 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 0<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
3247 DIP_W2BYTEMSK(0, REG_SC_BK2F_35_L, 5<<4, BMASK(6:4)); in HAL_XC_DIP_SetOutputCapture()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h7053 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/ace/include/
H A Dhwreg_ace.h7053 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/ace/include/
H A Dhwreg_ace.h7053 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/ace/include/
H A Dhwreg_ace.h7053 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h9574 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/include/
H A Dcolor_reg.h11581 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/include/
H A Dcolor_reg.h11581 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/include/
H A Dcolor_reg.h11581 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/include/
H A Dcolor_reg.h11581 #define REG_SC_BK2F_35_L _PK_L_(0x2F, 0x35) macro