Home
last modified time | relevance | path

Searched refs:REG_ISP_SPI_CLKDIV (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/flash/hal/mooney/flash/serial/
H A DhalSERFLASH.c1874 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1877 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1880 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1883 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1886 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1889 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1892 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2009 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7621/flash/serial/
H A DhalSERFLASH.c1911 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1914 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1917 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1920 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1923 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1926 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1929 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2046 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mainz/flash/serial/
H A DhalSERFLASH.c1882 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1885 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1888 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1891 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1894 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1897 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1900 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2018 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h178 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maserati/flash/serial/
H A DhalSERFLASH.c1911 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1914 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1917 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1920 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1923 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1926 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1929 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2046 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7821/flash/serial/
H A DhalSERFLASH.c1911 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1914 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1917 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1920 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1923 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1926 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1929 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2046 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/messi/flash/serial/
H A DhalSERFLASH.c1882 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1885 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1888 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1891 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1894 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1897 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1900 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2018 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h178 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maxim/flash/serial/
H A DhalSERFLASH.c1911 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1914 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1917 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1920 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1923 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1926 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1929 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2046 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/macan/flash/serial/
H A DhalSERFLASH.c1874 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1877 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1880 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1883 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1886 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1889 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1892 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2009 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/manhattan/flash/serial/
H A DhalSERFLASH.c1912 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1915 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1918 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1921 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1924 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1927 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1930 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2047 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h177 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/kano/flash/serial/
H A DhalSERFLASH.c1691 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1694 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1697 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1700 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1703 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1706 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1709 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
1827 ISP_WRITE(REG_ISP_SPI_CLKDIV, ISP_SPI_CLKDIV4); in HAL_SERFLASH_Init()
/utopia/UTPA2-700.0.x/modules/flash/hal/maldives/flash/serial/
H A DhalSERFLASH.c2008 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
2011 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
2014 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
2017 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
2020 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
2023 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
2026 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2140 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()
H A DregSERFLASH.h184 #define REG_ISP_SPI_CLKDIV 0x06 // clock = CPU clock / this div macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6/flash/serial/
H A DhalSERFLASH.c1691 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1694 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1697 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1700 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1703 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1706 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1709 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
1827 ISP_WRITE(REG_ISP_SPI_CLKDIV, ISP_SPI_CLKDIV4); in HAL_SERFLASH_Init()
/utopia/UTPA2-700.0.x/modules/flash/hal/curry/flash/serial/
H A DhalSERFLASH.c1705 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1708 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1711 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1714 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1717 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1720 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1723 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
1841 ISP_WRITE(REG_ISP_SPI_CLKDIV, ISP_SPI_CLKDIV4); in HAL_SERFLASH_Init()
/utopia/UTPA2-700.0.x/modules/flash/hal/k6lite/flash/serial/
H A DhalSERFLASH.c1714 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
1717 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
1720 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
1723 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
1726 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
1729 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
1732 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
1850 ISP_WRITE(REG_ISP_SPI_CLKDIV, ISP_SPI_CLKDIV4); in HAL_SERFLASH_Init()
/utopia/UTPA2-700.0.x/modules/flash/hal/mustang/flash/serial/
H A DhalSERFLASH.c2030 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV2); in HAL_SERFLASH_ClkDiv()
2033 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV4); in HAL_SERFLASH_ClkDiv()
2036 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV8); in HAL_SERFLASH_ClkDiv()
2039 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV16); in HAL_SERFLASH_ClkDiv()
2042 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV32); in HAL_SERFLASH_ClkDiv()
2045 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV64); in HAL_SERFLASH_ClkDiv()
2048 ISP_WRITE(REG_ISP_SPI_CLKDIV,ISP_SPI_CLKDIV128); in HAL_SERFLASH_ClkDiv()
2163 ISP_WRITE(REG_ISP_SPI_CLKDIV, 1<<2); // cpu clock / div4 in HAL_SERFLASH_Init()

12