Home
last modified time | relevance | path

Searched refs:REG_IPMUX_01_L (Results 1 – 25 of 42) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_mux.c479 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
480 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
489 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
498 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1349 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1425 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2331 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2505 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1360 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1436 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2453 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2657 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1360 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1436 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2453 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2657 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1360 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1436 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2453 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2663 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1368 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1444 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2461 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2671 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1349 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1425 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2331 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2511 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_mux.c527 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
528 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux << 4) | (MDrv_ReadRegBit(REG_IPMUX_01_L, 0x0F)); in Hal_SC_mux_set_mainwin_ip_mux()
537 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
546 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
575 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
576 …hal_Optee.op_tee_mux.regs_cnt].value = (u8Data_Mux | ((MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0))<<4)); in Hal_SC_set_subwin_ip_mux()
585 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1358 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1434 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2347 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2551 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_mux.c364 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
380 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
442 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
455 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
471 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
H A Dmhal_offline.c393 MDrv_WriteByte(REG_IPMUX_01_L, (MDrv_ReadByte(REG_IPMUX_01_L) & 0xf0) | u8DetectClkPath); in Hal_XC_TurnOnDetectClkPath()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_mux.c364 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
380 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
442 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
455 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
471 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
H A Dmhal_offline.c393 MDrv_WriteByte(REG_IPMUX_01_L, (MDrv_ReadByte(REG_IPMUX_01_L) & 0xf0) | u8DetectClkPath); in Hal_XC_TurnOnDetectClkPath()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_mux.c364 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
380 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
442 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
455 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
471 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
H A Dmhal_offline.c393 MDrv_WriteByte(REG_IPMUX_01_L, (MDrv_ReadByte(REG_IPMUX_01_L) & 0xf0) | u8DetectClkPath); in Hal_XC_TurnOnDetectClkPath()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_mux.c364 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_mux_set_mainwin_ip_mux()
380 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
442 …ptee.op_tee_mux.regs_data[pXCResourcePrivate->sthal_Optee.op_tee_mux.regs_cnt].bk = REG_IPMUX_01_L; in Hal_SC_set_subwin_ip_mux()
455 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
471 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
H A Dmhal_offline.c388 MDrv_WriteByte(REG_IPMUX_01_L, (MDrv_ReadByte(REG_IPMUX_01_L) & 0xf0) | u8DetectClkPath); in Hal_XC_TurnOnDetectClkPath()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_mux.c459 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
468 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
481 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()
H A Dmhal_adc.c1349 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
1425 W2BYTEMSK( REG_IPMUX_01_L, 0xF0, 0xF0 ); //select pattern generator source in Hal_ADC_InitInternalCalibration()
2331 … pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1 = MDrv_ReadByte(REG_IPMUX_01_L ); in Hal_ADC_auto_adc_backup()
2505 MDrv_WriteByte(REG_IPMUX_01_L, pXCResourcePrivate->sthal_ADC._stAutoAdcSetting.u8L_BkIpMux_1); in Hal_ADC_auto_adc_restore()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_mux.c511 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux << 4, 0xF0); in Hal_SC_mux_set_mainwin_ip_mux()
520 *pU8Data_Mux = (MDrv_ReadRegBit(REG_IPMUX_01_L, 0xF0)) >> 4; in Hal_SC_mux_get_mainwin_ip_mux()
533 MDrv_WriteByteMask(REG_IPMUX_01_L, u8Data_Mux, 0x0F); in Hal_SC_set_subwin_ip_mux()

12