Home
last modified time | relevance | path

Searched refs:REG_HDCP22_P2_BASE (Results 1 – 4 of 4) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdcp.h261 #define REG_HDCP22_P2_00_L (REG_HDCP22_P2_BASE + 0x00)
262 #define REG_HDCP22_P2_00_H (REG_HDCP22_P2_BASE + 0x01)
263 #define REG_HDCP22_P2_01_L (REG_HDCP22_P2_BASE + 0x02)
264 #define REG_HDCP22_P2_01_H (REG_HDCP22_P2_BASE + 0x03)
265 #define REG_HDCP22_P2_02_L (REG_HDCP22_P2_BASE + 0x04)
266 #define REG_HDCP22_P2_02_H (REG_HDCP22_P2_BASE + 0x05)
267 #define REG_HDCP22_P2_03_L (REG_HDCP22_P2_BASE + 0x06)
268 #define REG_HDCP22_P2_03_H (REG_HDCP22_P2_BASE + 0x07)
269 #define REG_HDCP22_P2_04_L (REG_HDCP22_P2_BASE + 0x08)
270 #define REG_HDCP22_P2_04_H (REG_HDCP22_P2_BASE + 0x09)
[all …]
H A Dmhal_xc_chip_config.h438 #define REG_HDCP22_P2_BASE 0x162C00 macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdcp.h261 #define REG_HDCP22_P2_00_L (REG_HDCP22_P2_BASE + 0x00)
262 #define REG_HDCP22_P2_00_H (REG_HDCP22_P2_BASE + 0x01)
263 #define REG_HDCP22_P2_01_L (REG_HDCP22_P2_BASE + 0x02)
264 #define REG_HDCP22_P2_01_H (REG_HDCP22_P2_BASE + 0x03)
265 #define REG_HDCP22_P2_02_L (REG_HDCP22_P2_BASE + 0x04)
266 #define REG_HDCP22_P2_02_H (REG_HDCP22_P2_BASE + 0x05)
267 #define REG_HDCP22_P2_03_L (REG_HDCP22_P2_BASE + 0x06)
268 #define REG_HDCP22_P2_03_H (REG_HDCP22_P2_BASE + 0x07)
269 #define REG_HDCP22_P2_04_L (REG_HDCP22_P2_BASE + 0x08)
270 #define REG_HDCP22_P2_04_H (REG_HDCP22_P2_BASE + 0x09)
[all …]
H A Dmhal_xc_chip_config.h438 #define REG_HDCP22_P2_BASE 0x162C00 macro