Home
last modified time | relevance | path

Searched refs:REG_ADC_DTOP_10_L (Results 1 – 19 of 19) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_adc.c711 W2BYTEMSK(REG_ADC_DTOP_10_L, BIT(15), BIT(15));
716 W2BYTEMSK(REG_ADC_DTOP_10_L, 0, BIT(15));
725 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
729 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x50, 0xF3);
735 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_adc.c711 W2BYTEMSK(REG_ADC_DTOP_10_L, BIT(15), BIT(15));
716 W2BYTEMSK(REG_ADC_DTOP_10_L, 0, BIT(15));
725 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
729 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x50, 0xF3);
735 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_adc.c711 W2BYTEMSK(REG_ADC_DTOP_10_L, BIT(15), BIT(15));
716 W2BYTEMSK(REG_ADC_DTOP_10_L, 0, BIT(15));
725 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
729 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x50, 0xF3);
735 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_adc.c711 W2BYTEMSK(REG_ADC_DTOP_10_L, BIT(15), BIT(15));
716 W2BYTEMSK(REG_ADC_DTOP_10_L, 0, BIT(15));
725 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
729 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x50, 0xF3);
735 W2BYTEMSK(REG_ADC_DTOP_10_L, 0x00, 0xF3);
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_adc_dtop.h138 #define REG_ADC_DTOP_10_L (REG_ADC_DTOP_BASE + 0x20) macro