Home
last modified time | relevance | path

Searched refs:PM_SPI_CLK_SEL_MASK (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/flash/hal/mooney/flash/serial/
H A DhalSERFLASH.c1836 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1840 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1844 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1848 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1852 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7621/flash/serial/
H A DhalSERFLASH.c1873 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1877 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1881 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1885 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1889 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mainz/flash/serial/
H A DhalSERFLASH.c1844 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1848 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1852 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1856 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1860 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h287 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maserati/flash/serial/
H A DhalSERFLASH.c1873 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1877 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1881 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1885 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1889 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7821/flash/serial/
H A DhalSERFLASH.c1873 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1877 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1881 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1885 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1889 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/messi/flash/serial/
H A DhalSERFLASH.c1844 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1848 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1852 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1856 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1860 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h287 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maxim/flash/serial/
H A DhalSERFLASH.c1873 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1877 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1881 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1885 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1889 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/macan/flash/serial/
H A DhalSERFLASH.c1836 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1840 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1844 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1848 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1852 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/manhattan/flash/serial/
H A DhalSERFLASH.c1874 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1878 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1882 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1886 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1890 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h286 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maldives/flash/serial/
H A DhalSERFLASH.c1970 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1974 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1978 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1982 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1986 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
H A DregSERFLASH.h289 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mustang/flash/serial/
H A DhalSERFLASH.c1992 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[0],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
1996 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
2000 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[2],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
2004 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[3],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
2008 PM_WRITE_MASK(REG_PM_CKG_SPI,_hal_ckg_spi_pm[1],PM_SPI_CLK_SEL_MASK); // set ckg_spi in HAL_SERFLASH_SetCKG()
/utopia/UTPA2-700.0.x/modules/flash/hal/k6lite/flash/serial/
H A DregSERFLASH.h295 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/kano/flash/serial/
H A DregSERFLASH.h295 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/curry/flash/serial/
H A DregSERFLASH.h295 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6/flash/serial/
H A DregSERFLASH.h295 #define PM_SPI_CLK_SEL_MASK BMASK(13:10) macro

12