Home
last modified time | relevance | path

Searched refs:MIU1_CACHEABLE_START (Results 1 – 6 of 6) sorted by relevance

/utopia/UTPA2-700.0.x/modules/msos/msos/ecos/
H A DdrvMPool.c140 #define MIU1_CACHEABLE_START 0xC0000000 macro
145 #define MIU1_CACHEABLE_START 0x00000000 macro
150 #define MIU1_CACHEABLE_START 0x60000000 macro
353 if ((MIU1_CACHEABLE_START <= addr) && (MIU1_CACHEABLE_END > addr)) in MsOS_MPool_VA2PA()
355 return ((addr & ~MIU1_CACHEABLE_START) | (HAL_MIU1_BASE)); in MsOS_MPool_VA2PA()
H A DMsOS_ecos.c138 #define MIU1_CACHEABLE_START 0xC0000000 macro
143 #define MIU1_CACHEABLE_START 0x00000000 macro
148 #define MIU1_CACHEABLE_START 0x60000000 macro
535 add_wired_entry(entrylo0, entrylo1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init()
/utopia/UTPA2-700.0.x/modules/msos/msos/nos/
H A DMsOS_nos.c293 add_wired_entry(entrylo0_miu1, entrylo1_miu1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init()
341 add_wired_entry(entrylo0, entrylo1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init()
392 add_wired_entry(entrylo0_miu1, entrylo1_miu1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init_str()
439 add_wired_entry(entrylo0, entrylo1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init_str()
492 add_wired_entry(entrylo0_miu1, entrylo1_miu1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init_Fastboot()
540 add_wired_entry(entrylo0, entrylo1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init_Fastboot()
/utopia/UTPA2-700.0.x/modules/msos/msos/ucos/
H A DMsOS_ucos.c159 #define MIU1_CACHEABLE_START 0xC0000000 macro
504 add_wired_entry(entrylo0, entrylo1, MIU1_CACHEABLE_START , 0x1fffe000); in MsOS_Init()
3499 if ((MIU1_CACHEABLE_START <= addr) && (MIU1_CACHEABLE_END > addr)) in MsOS_VA2PA()
3501 return ((addr & ~MIU1_CACHEABLE_START) | (HAL_MIU1_BASE)); in MsOS_VA2PA()
/utopia/UTPA2-700.0.x/modules/msos/msos/linux_kernel/
H A DMsOS_linux_kernel.c282 #define MIU1_CACHEABLE_START 0xC0000000 macro
2468 if ((MIU1_CACHEABLE_START <= addr) && (MIU1_CACHEABLE_END > addr)) in MsOS_VA2PA()
2470 return ((addr & ~MIU1_CACHEABLE_START) | (HAL_MIU1_BASE)); in MsOS_VA2PA()
/utopia/UTPA2-700.0.x/modules/msos/msos/linux_kernel_V2/
H A DMsOS_linux_kernel.c214 #define MIU1_CACHEABLE_START 0xC0000000 macro