Home
last modified time | relevance | path

Searched refs:H_SIZE (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/
H A Dmhal_pq.c635 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table() macro
693 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table()
716 for (h_idx=1; h_idx <= H_SIZE-1; h_idx++) in Hal_PQ_set_sram_ihc_crd_table()
718 data = *((MS_U8 *)(u32Addr + (v_idx-1)*H_SIZE + h_idx-1)); //pBuf[v_idx-1][h_idx-1] in Hal_PQ_set_sram_ihc_crd_table()
754 data = *((MS_U8 *)(u32Addr +(v_idx-1)*H_SIZE+16)); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/
H A Dmhal_pq.c637 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table() macro
695 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table()
718 for (h_idx=1; h_idx <= H_SIZE-1; h_idx++) in Hal_PQ_set_sram_ihc_crd_table()
720 data = *((MS_U8 *)(u32Addr + (v_idx-1)*H_SIZE + h_idx-1)); //pBuf[v_idx-1][h_idx-1] in Hal_PQ_set_sram_ihc_crd_table()
756 data = *((MS_U8 *)(u32Addr +(v_idx-1)*H_SIZE+16)); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/
H A Dmhal_pq.c635 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table() macro
693 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table()
716 for (h_idx=1; h_idx <= H_SIZE-1; h_idx++) in Hal_PQ_set_sram_ihc_crd_table()
718 data = *((MS_U8 *)(u32Addr + (v_idx-1)*H_SIZE + h_idx-1)); //pBuf[v_idx-1][h_idx-1] in Hal_PQ_set_sram_ihc_crd_table()
754 data = *((MS_U8 *)(u32Addr +(v_idx-1)*H_SIZE+16)); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/
H A Dmhal_pq.c635 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table() macro
693 #define H_SIZE 17 in Hal_PQ_set_sram_ihc_crd_table()
716 for (h_idx=1; h_idx <= H_SIZE-1; h_idx++) in Hal_PQ_set_sram_ihc_crd_table()
718 data = *((MS_U8 *)(u32Addr + (v_idx-1)*H_SIZE + h_idx-1)); //pBuf[v_idx-1][h_idx-1] in Hal_PQ_set_sram_ihc_crd_table()
754 data = *((MS_U8 *)(u32Addr +(v_idx-1)*H_SIZE+16)); in Hal_PQ_set_sram_ihc_crd_table()
/utopia/UTPA2-700.0.x/modules/xc/drv/ace/
H A DdrvACE.c946 #define H_SIZE 17 in MDrv_XC_ACE_Set_IHC_SRAM() macro
971 for (h_idx=1; h_idx <= H_SIZE-1; h_idx++) in MDrv_XC_ACE_Set_IHC_SRAM()
973 data = pBuf[(v_idx-1)*H_SIZE + h_idx-1]; //pBuf[v_idx-1][h_idx-1] in MDrv_XC_ACE_Set_IHC_SRAM()
1008 data = pBuf[(v_idx-1)*H_SIZE+16]; in MDrv_XC_ACE_Set_IHC_SRAM()