Home
last modified time | relevance | path

Searched refs:FRC_TGEN_VSYNC_START_FOR_UD_VB1_8LANE_DRDEPI (Results 1 – 4 of 4) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dmhal_frc.h140 #define FRC_TGEN_VSYNC_START_FOR_UD_VB1_8LANE_DRDEPI 1 macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dmhal_frc.h140 #define FRC_TGEN_VSYNC_START_FOR_UD_VB1_8LANE_DRDEPI 1 macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_frc.c327 u16Start = FRC_TGEN_VSYNC_START_FOR_UD_VB1_8LANE_DRDEPI; in MHal_FRC_TGEN_SetVSyncStartEndY()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_frc.c327 u16Start = FRC_TGEN_VSYNC_START_FOR_UD_VB1_8LANE_DRDEPI; in MHal_FRC_TGEN_SetVSyncStartEndY()