Home
last modified time | relevance | path

Searched refs:BK_AFEC_A1 (Results 1 – 25 of 27) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vd/hal/mainz/avd/
H A DhalAVD.c3877 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
3879 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
3897 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mustang/avd/
H A DhalAVD.c7239 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7241 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7259 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/avd/
H A DhalAVD.c7365 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7367 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7385 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/avd/
H A DhalAVD.c7365 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7367 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7385 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/avd/
H A DhalAVD.c7312 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7314 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7332 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/avd/
H A DhalAVD.c7365 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7367 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7385 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maldives/avd/
H A DhalAVD.c7239 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7241 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7259 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/avd/
H A DhalAVD.c3877 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
3879 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
3897 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/avd/
H A DhalAVD.c7365 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7367 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7385 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/avd/
H A DhalAVD.c7365 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7367 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7385 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mooney/avd/
H A DhalAVD.c3876 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
3878 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
3896 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/avd/
H A DhalAVD.c7255 u8A1Backup=RIU_ReadByte(BK_AFEC_A1); in HAL_AVD_AFEC_SetHTotal()
7257 RIU_WriteByte(BK_AFEC_A1, 0x6A); in HAL_AVD_AFEC_SetHTotal()
7275 RIU_WriteByte(BK_AFEC_A1, u8A1Backup); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h310 #define BK_AFEC_A1 (AFEC_REG_BASE+0xA1) macro
/utopia/UTPA2-700.0.x/modules/vd/drv/avd/
H A DAVD.c1101 HAL_AVD_SetReg(BK_AFEC_A1, 0x6A); in _Drv_AVD_3DCombSpeedup()
2922 HAL_AVD_SetReg(BK_AFEC_A1,u8Value); in Drv_AVD_SetFactoryPara()

12