Home
last modified time | relevance | path

Searched refs:BK_AFEC_A0 (Results 1 – 25 of 27) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vd/hal/mainz/avd/
H A DhalAVD.c3876 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
3880 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
3882 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
3898 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
3900 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mustang/avd/
H A DhalAVD.c7238 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7242 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7244 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7260 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7262 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/avd/
H A DhalAVD.c7364 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7368 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7370 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7386 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7388 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/avd/
H A DhalAVD.c7364 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7368 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7370 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7386 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7388 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/avd/
H A DhalAVD.c7311 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7315 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7317 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7333 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7335 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/avd/
H A DhalAVD.c7364 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7368 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7370 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7386 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7388 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maldives/avd/
H A DhalAVD.c7238 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7242 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7244 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7260 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7262 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/avd/
H A DhalAVD.c3876 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
3880 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
3882 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
3898 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
3900 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/avd/
H A DhalAVD.c7364 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7368 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7370 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7386 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7388 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/avd/
H A DhalAVD.c7364 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7368 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7370 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7386 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7388 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/mooney/avd/
H A DhalAVD.c3875 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
3879 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
3881 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
3897 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
3899 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/avd/
H A DhalAVD.c7254 u8A0Backup=RIU_ReadByte(BK_AFEC_A0); in HAL_AVD_AFEC_SetHTotal()
7258 RIU_WriteByte(BK_AFEC_A0, 0x3C); in HAL_AVD_AFEC_SetHTotal()
7260 RIU_WriteRegBit(BK_AFEC_A0, ENABLE, (BIT(7))); in HAL_AVD_AFEC_SetHTotal()
7276 RIU_WriteByte(BK_AFEC_A0, u8A0Backup); in HAL_AVD_AFEC_SetHTotal()
7278 RIU_WriteRegBit(BK_AFEC_A0, DISABLE, BIT(7)); in HAL_AVD_AFEC_SetHTotal()
H A DregAVD.h309 #define BK_AFEC_A0 (AFEC_REG_BASE+0xA0) macro
/utopia/UTPA2-700.0.x/modules/vd/drv/avd/
H A DAVD.c1102 HAL_AVD_SetReg(BK_AFEC_A0, 0xBC); in _Drv_AVD_3DCombSpeedup()
2319 HAL_AVD_SetReg(BK_AFEC_A0, HAL_AVD_GetReg(BK_AFEC_A0)&(~BIT(7))); in Drv_AVD_SetRegFromDSP()
2919 HAL_AVD_SetReg(BK_AFEC_A0,u8Value); in Drv_AVD_SetFactoryPara()

12