Home
last modified time | relevance | path

Searched refs:uregs (Results 1 – 5 of 5) sorted by relevance

/rk3399_rockchip-uboot/cmd/
H A Dtsi148.c27 TSI148 *uregs; member
64 dev->uregs = (TSI148 *)val; in tsi148_init()
66 debug("Tsi148: Base : %p\n", dev->uregs); in tsi148_init()
70 readl(&dev->uregs->pci_id)); in tsi148_init()
71 if (((LPCI_DEVICE << 16) | LPCI_VENDOR) != readl(&dev->uregs->pci_id)) { in tsi148_init()
73 readl(&dev->uregs->pci_id)); in tsi148_init()
78 debug("Tsi148: PCI_BS = %08X\n", readl(&dev->uregs->pci_mbarl)); in tsi148_init()
80 dev->pci_bs = readl(&dev->uregs->pci_mbarl); in tsi148_init()
84 __raw_writel(htonl(0x00000000), &dev->uregs->outbound[j].otat); in tsi148_init()
85 __raw_writel(htonl(0x00000000), &dev->uregs->inbound[j].itat); in tsi148_init()
[all …]
H A Duniverse.c24 UNIVERSE *uregs; member
61 dev->uregs = (UNIVERSE *)val; in universe_init()
63 debug ("UNIVERSE-Base : %p\n", dev->uregs); in universe_init()
66 debug (" Read via mapping, PCI_ID = %08X\n", readl(&dev->uregs->pci_id)); in universe_init()
67 if (((PCI_DEVICE <<16) | PCI_VENDOR) != readl(&dev->uregs->pci_id)) { in universe_init()
69 readl(&dev->uregs->pci_id)); in universe_init()
74 debug ("PCI_BS = %08X\n", readl(&dev->uregs->pci_bs)); in universe_init()
76 dev->pci_bs = readl(&dev->uregs->pci_bs); in universe_init()
80 writel(0x00800000, &dev->uregs->lsi[j].ctl); in universe_init()
81 writel(0x00800000, &dev->uregs->vsi[j].ctl); in universe_init()
[all …]
/rk3399_rockchip-uboot/arch/arm/include/asm/proc-armv/
H A Dptrace.h75 long uregs[18]; member
78 #define ARM_cpsr uregs[16]
79 #define ARM_pc uregs[15]
80 #define ARM_lr uregs[14]
81 #define ARM_sp uregs[13]
82 #define ARM_ip uregs[12]
83 #define ARM_fp uregs[11]
84 #define ARM_r10 uregs[10]
85 #define ARM_r9 uregs[9]
86 #define ARM_r8 uregs[8]
[all …]
H A Dprocessor.h52 memzero(regs->uregs, sizeof(regs->uregs)); \
/rk3399_rockchip-uboot/arch/arm/lib/
H A Dinterrupts_m.c19 long uregs[8]; member
22 #define ARM_XPSR uregs[7]
23 #define ARM_PC uregs[6]
24 #define ARM_LR uregs[5]
25 #define ARM_R12 uregs[4]
26 #define ARM_R3 uregs[3]
27 #define ARM_R2 uregs[2]
28 #define ARM_R1 uregs[1]
29 #define ARM_R0 uregs[0]