Searched refs:pll_m (Results 1 – 8 of 8) sorted by relevance
| /rk3399_rockchip-uboot/arch/arm/mach-keystone/ |
| H A D | cmd_clock.c | 18 .pll_m = 16,
46 cmd_pll_data.pll_m = simple_strtoul(argv[2], NULL, 10); in do_pll_cmd()
51 cmd_pll_data.pll, cmd_pll_data.pll_m, in do_pll_cmd()
|
| H A D | clock.c | 65 pllm = data->pll_m - 1; in configure_mult_div()
77 bwadj = (data->pll_m - 1) >> 1; /* Divide pllm by 2 */ in configure_mult_div()
|
| /rk3399_rockchip-uboot/arch/arm/mach-stm32/stm32f4/ |
| H A D | clock.c | 85 u8 pll_m; member
117 .pll_m = 8,
128 .pll_m = 8,
167 writel(sys_pll_psc.pll_m in configure_clocks()
|
| /rk3399_rockchip-uboot/tools/ |
| H A D | ublimage.h | 68 uint32_t pll_m; /* member
|
| H A D | ublimage.c | 104 ublhdr->pll_m = get_cfg_value(token, name, lineno); in parse_cfg_cmd()
|
| /rk3399_rockchip-uboot/drivers/clk/ |
| H A D | clk_stm32f7.c | 63 u8 pll_m; member
99 .pll_m = 25,
140 pllcfgr |= sys_pll_psc.pll_m << RCC_PLLCFGR_PLLM_SHIFT; in configure_clocks()
|
| /rk3399_rockchip-uboot/arch/arm/mach-keystone/include/mach/ |
| H A D | clock.h | 115 int pll_m; /* PLL Multiplier */ member
|
| /rk3399_rockchip-uboot/doc/device-tree-bindings/clock/ |
| H A D | nvidia,tegra20-car.txt | 150 119 pll_m
|