Home
last modified time | relevance | path

Searched refs:PLL_SEL_AUTO (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3568/drivers/scmi/
H A Drk3568_clk.c17 PLL_SEL_AUTO, /* all plls (normal pll or pvtpll) */ enumerator
108 (type) == PLL_SEL_AUTO) && \
454 ret = clk_cpu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpu_set_rate()
525 ret = clk_gpu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_gpu_set_rate()
593 ret = clk_npu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_npu_set_rate()
671 clk_cpu_set_rate(sys_clk_info.cpu_rate, PLL_SEL_AUTO); in pvtplls_resume()
672 clk_gpu_set_rate(sys_clk_info.gpu_rate, PLL_SEL_AUTO); in pvtplls_resume()
673 clk_npu_set_rate(sys_clk_info.npu_rate, PLL_SEL_AUTO); in pvtplls_resume()
/rk3399_ARM-atf/plat/rockchip/rk3576/scmi/
H A Drk3576_clk.c22 PLL_SEL_AUTO, /* all plls (normal pll or pvtpll) */ enumerator
138 (type) == PLL_SEL_AUTO) && \
478 ret = clk_cpul_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpul_set_rate()
648 ret = clk_cpub_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpub_set_rate()
811 return clk_cci_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cci_set_rate()
906 ret = clk_gpu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_gpu_set_rate()
1010 ret = clk_npu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_npu_set_rate()
1194 clk_cpub_set_rate(sys_clk_info.cpub_rate, PLL_SEL_AUTO); in pvtplls_cpub_resume()
1206 clk_cpul_set_rate(sys_clk_info.cpul_rate, PLL_SEL_AUTO); in pvtplls_resume()
1207 clk_cci_set_rate(sys_clk_info.cci_rate, PLL_SEL_AUTO); in pvtplls_resume()
[all …]
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/scmi/
H A Drk3588_clk.c22 PLL_SEL_AUTO, /* all plls (normal pll or pvtpll) */ enumerator
154 (type) == PLL_SEL_AUTO) && \
374 ret = clk_cpul_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpul_set_rate()
547 ret = clk_cpub01_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpub01_set_rate()
717 ret = clk_cpub23_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_cpub23_set_rate()
911 ret = clk_dsu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_dsu_set_rate()
1010 ret = clk_gpu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_gpu_set_rate()
1110 ret = clk_npu_set_rate(rate, PLL_SEL_AUTO); in clk_scmi_npu_set_rate()
2423 clk_cpul_set_rate(sys_clk_info.cpul_rate, PLL_SEL_AUTO); in pvtplls_resume()
2424 clk_dsu_set_rate(sys_clk_info.dsu_rate, PLL_SEL_AUTO); in pvtplls_resume()
[all …]