Home
last modified time | relevance | path

Searched refs:DVFSRC_RECORD_0_L_5 (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h106 #define DVFSRC_RECORD_0_L_5 (DVFSRC_BASE + 0xC04) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.h276 #define DVFSRC_RECORD_0_L_5 (DVFSRC_BASE + 0xC04) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.h290 #define DVFSRC_RECORD_0_L_5 (DVFSRC_BASE + 0xC04) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_vcorefs_reg.h269 #define DVFSRC_RECORD_0_L_5 (DVFSRC_BASE + 0x4CC) macro