Home
last modified time | relevance | path

Searched refs:DVFSRC_RECORD_0_L_3 (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h104 #define DVFSRC_RECORD_0_L_3 (DVFSRC_BASE + 0xBFC) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.h274 #define DVFSRC_RECORD_0_L_3 (DVFSRC_BASE + 0xBFC) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.h288 #define DVFSRC_RECORD_0_L_3 (DVFSRC_BASE + 0xBFC) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_vcorefs_reg.h267 #define DVFSRC_RECORD_0_L_3 (DVFSRC_BASE + 0x4C4) macro