Home
last modified time | relevance | path

Searched refs:DVFSRC_DDR_REQUEST5 (Results 1 – 10 of 10) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_vcore_dvfsrc_plat_def.h62 { DVFSRC_DDR_REQUEST5, 0x87654321 },
160 { DVFSRC_DDR_REQUEST5, 0x77654321 },
173 { DVFSRC_DDR_REQUEST5, 0x87654321 },
187 { DVFSRC_DDR_REQUEST5, 0x87654321 },
H A Dmt_spm_vcorefs_reg.h149 #define DVFSRC_DDR_REQUEST5 (DVFSRC_BASE + 0x2D8) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_vcore_dvfsrc_plat_def.h31 { DVFSRC_DDR_REQUEST5, 0x00444321 },
97 { DVFSRC_DDR_REQUEST5, 0x00222221 },
H A Dmt_spm_vcorefs_reg.h133 #define DVFSRC_DDR_REQUEST5 (DVFSRC_BASE + 0x2D8) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h73 #define DVFSRC_DDR_REQUEST5 (DVFSRC_BASE + 0xA10) macro
H A Dmt_spm_vcorefs.c77 { DVFSRC_DDR_REQUEST5, 0x54321000 },
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.c284 {DVFSRC_DDR_REQUEST5, 0x54322000},
286 {DVFSRC_DDR_REQUEST5, 0x54321000},
H A Dmt_spm_vcorefs.h207 #define DVFSRC_DDR_REQUEST5 (DVFSRC_BASE + 0xA10) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.c58 { DVFSRC_DDR_REQUEST5, 0x54321000 },
H A Dmt_spm_vcorefs.h221 #define DVFSRC_DDR_REQUEST5 (DVFSRC_BASE + 0xA10) macro