Searched refs:DVFSRC_DDR_QOS5 (Results 1 – 10 of 10) sorted by relevance
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 30 { DVFSRC_DDR_QOS5, 0x000000AF },
|
| H A D | mt_spm_vcorefs_reg.h | 142 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0x2FC) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/ |
| H A D | mt_spm_vcorefs.h | 119 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
|
| H A D | mt_spm_vcorefs.c | 75 { DVFSRC_DDR_QOS5, 0x00000066 },
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 58 { DVFSRC_DDR_QOS5, 0x000001F9 },
|
| H A D | mt_spm_vcorefs_reg.h | 155 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0x2FC) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 40 { DVFSRC_DDR_QOS5, 0x00000066 },
|
| H A D | mt_spm_vcorefs.h | 303 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 231 {DVFSRC_DDR_QOS5, 0x00000077},
|
| H A D | mt_spm_vcorefs.h | 289 #define DVFSRC_DDR_QOS5 (DVFSRC_BASE + 0xD18) macro
|