Searched refs:DVFSRC_95MD_SCEN_BWU (Results 1 – 4 of 4) sorted by relevance
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 58 { DVFSRC_95MD_SCEN_BWU, 0x00000004 }, 101 { DVFSRC_95MD_SCEN_BWU, 0x00000002 },
|
| H A D | mt_spm_vcorefs_reg.h | 110 #define DVFSRC_95MD_SCEN_BWU (DVFSRC_BASE + 0x278) macro
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 138 { DVFSRC_95MD_SCEN_BWU, 0x00000009 }, 168 { DVFSRC_95MD_SCEN_BWU, 0x00000007 }, 181 { DVFSRC_95MD_SCEN_BWU, 0x00000008 },
|
| H A D | mt_spm_vcorefs_reg.h | 128 #define DVFSRC_95MD_SCEN_BWU (DVFSRC_BASE + 0x278) macro
|