Home
last modified time | relevance | path

Searched refs:DECLARE_HWCG_REG (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_spm_hwreq.c91 DECLARE_HWCG_REG(DDREN, info); in spm_hwcg_ctrl()
93 DECLARE_HWCG_REG(VRF18, info); in spm_hwcg_ctrl()
95 DECLARE_HWCG_REG(INFRA, info); in spm_hwcg_ctrl()
97 DECLARE_HWCG_REG(PMIC, info); in spm_hwcg_ctrl()
99 DECLARE_HWCG_REG(F26M, info); in spm_hwcg_ctrl()
101 DECLARE_HWCG_REG(VCORE, info); in spm_hwcg_ctrl()
124 DECLARE_HWCG_REG(DDREN, info); in spm_hwcg_mask_get()
126 DECLARE_HWCG_REG(VRF18, info); in spm_hwcg_mask_get()
128 DECLARE_HWCG_REG(INFRA, info); in spm_hwcg_mask_get()
130 DECLARE_HWCG_REG(PMIC, info); in spm_hwcg_mask_get()
[all …]
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_hwreq.c91 DECLARE_HWCG_REG(DDREN, info); in spm_hwcg_ctrl()
93 DECLARE_HWCG_REG(VRF18, info); in spm_hwcg_ctrl()
95 DECLARE_HWCG_REG(INFRA, info); in spm_hwcg_ctrl()
97 DECLARE_HWCG_REG(PMIC, info); in spm_hwcg_ctrl()
99 DECLARE_HWCG_REG(F26M, info); in spm_hwcg_ctrl()
101 DECLARE_HWCG_REG(VCORE, info); in spm_hwcg_ctrl()
124 DECLARE_HWCG_REG(DDREN, info); in spm_hwcg_mask_get()
126 DECLARE_HWCG_REG(VRF18, info); in spm_hwcg_mask_get()
128 DECLARE_HWCG_REG(INFRA, info); in spm_hwcg_mask_get()
130 DECLARE_HWCG_REG(PMIC, info); in spm_hwcg_mask_get()
[all …]
/rk3399_ARM-atf/plat/mediatek/drivers/spm/
H A Dmt_spm_common_v1.h21 #define DECLARE_HWCG_REG(_name_, _info) ({ \ macro