Home
last modified time | relevance | path

Searched refs:DDR_CONFIG (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_memory_controller.c27 #define DDR_CONFIG(A, B, C, R) (((A) << 24) | ((B) << 16) | ((C) << 8) | (R)) macro
40 DDR_CONFIG(0, 3, 10, 12),
41 DDR_CONFIG(0, 3, 9, 13),
42 DDR_CONFIG(0, 3, 10, 13),
43 DDR_CONFIG(0, 3, 9, 14),
44 DDR_CONFIG(0, 3, 10, 14),
45 DDR_CONFIG(0, 3, 10, 15),
46 DDR_CONFIG(0, 3, 11, 14),
47 DDR_CONFIG(0, 3, 11, 15),
48 DDR_CONFIG(0, 3, 10, 16),
[all …]
/rk3399_ARM-atf/plat/intel/soc/agilex/soc/
H A Dagilex_memory_controller.c26 #define DDR_CONFIG(A, B, C, R) (((A) << 24) | ((B) << 16) | ((C) << 8) | (R)) macro
39 DDR_CONFIG(0, 3, 10, 12),
40 DDR_CONFIG(0, 3, 9, 13),
41 DDR_CONFIG(0, 3, 10, 13),
42 DDR_CONFIG(0, 3, 9, 14),
43 DDR_CONFIG(0, 3, 10, 14),
44 DDR_CONFIG(0, 3, 10, 15),
45 DDR_CONFIG(0, 3, 11, 14),
46 DDR_CONFIG(0, 3, 11, 15),
47 DDR_CONFIG(0, 3, 10, 16),
[all …]
/rk3399_ARM-atf/plat/intel/soc/stratix10/soc/
H A Ds10_memory_controller.c30 #define DDR_CONFIG(A, B, C, R) (((A) << 24) | ((B) << 16) | ((C) << 8) | (R)) macro
43 DDR_CONFIG(0, 3, 10, 12),
44 DDR_CONFIG(0, 3, 9, 13),
45 DDR_CONFIG(0, 3, 10, 13),
46 DDR_CONFIG(0, 3, 9, 14),
47 DDR_CONFIG(0, 3, 10, 14),
48 DDR_CONFIG(0, 3, 10, 15),
49 DDR_CONFIG(0, 3, 11, 14),
50 DDR_CONFIG(0, 3, 11, 15),
51 DDR_CONFIG(0, 3, 10, 16),
[all …]