Home
last modified time | relevance | path

Searched refs:DDRGRF_CHB_CON (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/pmu/
H A Dpmu.c904 mmio_read_32(DDR01GRF_BASE + DDRGRF_CHB_CON(0)); in ddr_sleep_config()
908 mmio_read_32(DDR01GRF_BASE + DDRGRF_CHB_CON(1)); in ddr_sleep_config()
912 mmio_read_32(DDR01GRF_BASE + DDRGRF_CHB_CON(2)); in ddr_sleep_config()
915 mmio_write_32(DDR01GRF_BASE + DDRGRF_CHB_CON(2), 0x20002000); in ddr_sleep_config()
917 mmio_write_32(DDR01GRF_BASE + DDRGRF_CHB_CON(2), 0x08000000); in ddr_sleep_config()
919 mmio_write_32(DDR01GRF_BASE + DDRGRF_CHB_CON(0), 0x00200020); in ddr_sleep_config()
921 mmio_write_32(DDR01GRF_BASE + DDRGRF_CHB_CON(1), 0x00400040); in ddr_sleep_config()
928 mmio_read_32(DDR23GRF_BASE + DDRGRF_CHB_CON(0)); in ddr_sleep_config()
932 mmio_read_32(DDR23GRF_BASE + DDRGRF_CHB_CON(1)); in ddr_sleep_config()
936 mmio_read_32(DDR23GRF_BASE + DDRGRF_CHB_CON(2)); in ddr_sleep_config()
[all …]
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/soc/
H A Dsoc.h194 #define DDRGRF_CHB_CON(i) (0x30 + (i) * 4) macro
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/soc/
H A Dsoc.h143 #define DDRGRF_CHB_CON(i) (0x100 + (i) * 4) macro
/rk3399_ARM-atf/plat/rockchip/rk3576/drivers/pmu/
H A Dpmu.c585 mmio_read_32(DDR_GRF_BASE + DDRGRF_CHB_CON(2)); in ddr_sleep_config()
588 mmio_write_32(DDR_GRF_BASE + DDRGRF_CHB_CON(2), 0x0a000a00); in ddr_sleep_config()
595 mmio_write_32(DDR_GRF_BASE + DDRGRF_CHB_CON(2), in ddr_sleep_config_restore()