Home
last modified time | relevance | path

Searched refs:D1 (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/docs/components/
H A Dnuma-per-cpu.rst95 address 0x1000, CPU 2's cache holds data values D1, D2, D3, and D4
/rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/include/
H A Dddrphy_csr_all_cdefines.h6779 #define D1 0x100U macro