Home
last modified time | relevance | path

Searched refs:rb0_mask (Results 1 – 3 of 3) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c1420 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v6_0_write_harvested_raster_configs() local
1421 unsigned rb1_mask = rb0_mask << 1; in gfx_v6_0_write_harvested_raster_configs()
1423 rb0_mask &= rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1425 if (!rb0_mask || !rb1_mask) { in gfx_v6_0_write_harvested_raster_configs()
1428 if (!rb0_mask) in gfx_v6_0_write_harvested_raster_configs()
1437 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v6_0_write_harvested_raster_configs()
1438 rb1_mask = rb0_mask << 1; in gfx_v6_0_write_harvested_raster_configs()
1439 rb0_mask &= rb_mask; in gfx_v6_0_write_harvested_raster_configs()
1441 if (!rb0_mask || !rb1_mask) { in gfx_v6_0_write_harvested_raster_configs()
1444 if (!rb0_mask) in gfx_v6_0_write_harvested_raster_configs()
H A Dgfx_v7_0.c1732 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v7_0_write_harvested_raster_configs() local
1733 unsigned rb1_mask = rb0_mask << 1; in gfx_v7_0_write_harvested_raster_configs()
1735 rb0_mask &= rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1737 if (!rb0_mask || !rb1_mask) { in gfx_v7_0_write_harvested_raster_configs()
1740 if (!rb0_mask) { in gfx_v7_0_write_harvested_raster_configs()
1750 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v7_0_write_harvested_raster_configs()
1751 rb1_mask = rb0_mask << 1; in gfx_v7_0_write_harvested_raster_configs()
1752 rb0_mask &= rb_mask; in gfx_v7_0_write_harvested_raster_configs()
1754 if (!rb0_mask || !rb1_mask) { in gfx_v7_0_write_harvested_raster_configs()
1757 if (!rb0_mask) { in gfx_v7_0_write_harvested_raster_configs()
H A Dgfx_v8_0.c3579 unsigned rb0_mask = 1 << (se * rb_per_se); in gfx_v8_0_write_harvested_raster_configs() local
3580 unsigned rb1_mask = rb0_mask << 1; in gfx_v8_0_write_harvested_raster_configs()
3582 rb0_mask &= rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3584 if (!rb0_mask || !rb1_mask) { in gfx_v8_0_write_harvested_raster_configs()
3587 if (!rb0_mask) { in gfx_v8_0_write_harvested_raster_configs()
3597 rb0_mask = 1 << (se * rb_per_se + rb_per_pkr); in gfx_v8_0_write_harvested_raster_configs()
3598 rb1_mask = rb0_mask << 1; in gfx_v8_0_write_harvested_raster_configs()
3599 rb0_mask &= rb_mask; in gfx_v8_0_write_harvested_raster_configs()
3601 if (!rb0_mask || !rb1_mask) { in gfx_v8_0_write_harvested_raster_configs()
3604 if (!rb0_mask) { in gfx_v8_0_write_harvested_raster_configs()