Home
last modified time | relevance | path

Searched refs:pipe_ctx (Results 1 – 25 of 54) sorted by relevance

123

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_hw_sequencer.c55 struct pipe_ctx *pipe_ctx = NULL; in dce60_should_enable_fbc() local
71 if (res_ctx->pipe_ctx[i].stream) { in dce60_should_enable_fbc()
73 pipe_ctx = &res_ctx->pipe_ctx[i]; in dce60_should_enable_fbc()
75 if (!pipe_ctx) in dce60_should_enable_fbc()
79 if (pipe_ctx->pipe_idx != underlay_idx) { in dce60_should_enable_fbc()
89 if (!pipe_ctx->stream->link) in dce60_should_enable_fbc()
93 if (pipe_ctx->stream->link->connector_signal != SIGNAL_TYPE_EDP) in dce60_should_enable_fbc()
97 if (pipe_ctx->stream->link->psr_settings.psr_feature_enabled) in dce60_should_enable_fbc()
101 if (!pipe_ctx->plane_state) in dce60_should_enable_fbc()
105 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in dce60_should_enable_fbc()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_hw_sequencer.h36 int dcn10_get_vupdate_offset_from_vsync(struct pipe_ctx *pipe_ctx);
39 struct pipe_ctx *pipe_ctx,
42 void dcn10_setup_vupdate_interrupt(struct dc *dc, struct pipe_ctx *pipe_ctx);
44 struct pipe_ctx *pipe_ctx,
55 struct pipe_ctx *pipe,
57 void dcn10_cursor_lock(struct dc *dc, struct pipe_ctx *pipe, bool lock);
60 struct pipe_ctx *pipe_ctx,
62 void dcn10_unblank_stream(struct pipe_ctx *pipe_ctx,
65 struct pipe_ctx *pipe_ctx,
69 bool dcn10_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,
[all …]
H A Ddcn10_hw_sequencer.c90 struct pipe_ctx *pipe_ctx; in dcn10_lock_all_pipes() local
95 pipe_ctx = &context->res_ctx.pipe_ctx[i]; in dcn10_lock_all_pipes()
96 tg = pipe_ctx->stream_res.tg; in dcn10_lock_all_pipes()
102 if (pipe_ctx->top_pipe || in dcn10_lock_all_pipes()
103 !pipe_ctx->stream || !pipe_ctx->plane_state || in dcn10_lock_all_pipes()
108 dc->hwss.pipe_control_lock(dc, pipe_ctx, true); in dcn10_lock_all_pipes()
110 dc->hwss.pipe_control_lock(dc, pipe_ctx, false); in dcn10_lock_all_pipes()
465 bool dcn10_did_underflow_occur(struct dc *dc, struct pipe_ctx *pipe_ctx) in dcn10_did_underflow_occur() argument
467 struct hubp *hubp = pipe_ctx->plane_res.hubp; in dcn10_did_underflow_occur()
468 struct timing_generator *tg = pipe_ctx->stream_res.tg; in dcn10_did_underflow_occur()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/inc/
H A Dhw_sequencer.h35 struct pipe_ctx;
59 void (*disable_plane)(struct dc *dc, struct pipe_ctx *pipe_ctx);
72 struct pipe_ctx *pipe_ctx);
77 struct pipe_ctx *pipe_ctx);
82 struct pipe_ctx *pipe_ctx, bool enableTripleBuffer);
83 void (*update_pending_status)(struct pipe_ctx *pipe_ctx);
88 struct pipe_ctx *pipe, bool lock);
91 void (*set_flip_control_gsl)(struct pipe_ctx *pipe_ctx,
93 void (*cursor_lock)(struct dc *dc, struct pipe_ctx *pipe, bool lock);
96 void (*get_position)(struct pipe_ctx **pipe_ctx, int num_pipes,
[all …]
H A Dhw_sequencer_private.h52 struct pipe_ctx;
72 void (*disable_stream_gating)(struct dc *dc, struct pipe_ctx *pipe_ctx);
73 void (*enable_stream_gating)(struct dc *dc, struct pipe_ctx *pipe_ctx);
77 struct pipe_ctx *pipe_ctx);
79 struct pipe_ctx *pipe_ctx);
80 void (*update_mpcc)(struct dc *dc, struct pipe_ctx *pipe_ctx);
82 struct pipe_ctx *pipe_ctx,
85 struct pipe_ctx *pipe_ctx,
95 struct pipe_ctx *pipe_ctx,
98 struct pipe_ctx *pipe_ctx,
[all …]
H A Dresource.h93 bool resource_build_scaling_params(struct pipe_ctx *pipe_ctx);
99 void resource_build_info_frame(struct pipe_ctx *pipe_ctx);
122 struct pipe_ctx *pipe_ctx);
128 struct pipe_ctx *resource_get_head_pipe_for_stream(
139 struct pipe_ctx *find_idle_secondary_pipe(
142 const struct pipe_ctx *primary_pipe);
166 struct pipe_ctx *pipe_ctx_old,
167 struct pipe_ctx *pipe_ctx);
183 int get_num_mpc_splits(struct pipe_ctx *pipe);
185 int get_num_odm_splits(struct pipe_ctx *pipe);
H A Ddc_link_dp.h63 struct pipe_ctx *pipe_ctx,
85 bool dp_set_dsc_enable(struct pipe_ctx *pipe_ctx, bool enable);
86 bool dp_set_dsc_pps_sdp(struct pipe_ctx *pipe_ctx, bool enable);
87 void dp_set_dsc_on_stream(struct pipe_ctx *pipe_ctx, bool enable);
88 bool dp_update_dsc_config(struct pipe_ctx *pipe_ctx);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_hwseq.c95 struct pipe_ctx *pipe_ctx, in dcn20_setup_gsl_group_as_lock() argument
107 if (pipe_ctx->stream_res.gsl_group > 0) in dcn20_setup_gsl_group_as_lock()
112 pipe_ctx->stream_res.gsl_group = group_idx; in dcn20_setup_gsl_group_as_lock()
134 group_idx = pipe_ctx->stream_res.gsl_group; in dcn20_setup_gsl_group_as_lock()
138 pipe_ctx->stream_res.gsl_group = 0; in dcn20_setup_gsl_group_as_lock()
162 if (pipe_ctx->stream_res.tg->funcs->set_gsl != NULL && in dcn20_setup_gsl_group_as_lock()
163 pipe_ctx->stream_res.tg->funcs->set_gsl_source_select != NULL) { in dcn20_setup_gsl_group_as_lock()
164 pipe_ctx->stream_res.tg->funcs->set_gsl( in dcn20_setup_gsl_group_as_lock()
165 pipe_ctx->stream_res.tg, in dcn20_setup_gsl_group_as_lock()
168 pipe_ctx->stream_res.tg->funcs->set_gsl_source_select( in dcn20_setup_gsl_group_as_lock()
[all …]
H A Ddcn20_hwseq.h32 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);
34 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state);
41 void dcn20_update_plane_addr(const struct dc *dc, struct pipe_ctx *pipe_ctx);
42 void dcn20_update_mpcc(struct dc *dc, struct pipe_ctx *pipe_ctx);
43 bool dcn20_set_input_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,
45 bool dcn20_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx,
48 struct pipe_ctx *pipe_ctx,
52 void dcn20_enable_stream(struct pipe_ctx *pipe_ctx);
53 void dcn20_unblank_stream(struct pipe_ctx *pipe_ctx,
55 void dcn20_disable_plane(struct dc *dc, struct pipe_ctx *pipe_ctx);
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_hw_sequencer.c276 dce110_set_input_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx, in dce110_set_input_transfer_func() argument
279 struct input_pixel_processor *ipp = pipe_ctx->plane_res.ipp; in dce110_set_input_transfer_func()
604 dce110_set_output_transfer_func(struct dc *dc, struct pipe_ctx *pipe_ctx, in dce110_set_output_transfer_func() argument
607 struct transform *xfm = pipe_ctx->plane_res.xfm; in dce110_set_output_transfer_func()
629 void dce110_update_info_frame(struct pipe_ctx *pipe_ctx) in dce110_update_info_frame() argument
634 ASSERT(pipe_ctx->stream); in dce110_update_info_frame()
636 if (pipe_ctx->stream_res.stream_enc == NULL) in dce110_update_info_frame()
639 is_hdmi_tmds = dc_is_hdmi_tmds_signal(pipe_ctx->stream->signal); in dce110_update_info_frame()
640 is_dp = dc_is_dp_signal(pipe_ctx->stream->signal); in dce110_update_info_frame()
646 pipe_ctx->stream_res.stream_enc->funcs->update_hdmi_info_packets( in dce110_update_info_frame()
[all …]
H A Ddce110_hw_sequencer.h43 void dce110_enable_stream(struct pipe_ctx *pipe_ctx);
45 void dce110_disable_stream(struct pipe_ctx *pipe_ctx);
47 void dce110_unblank_stream(struct pipe_ctx *pipe_ctx,
50 void dce110_blank_stream(struct pipe_ctx *pipe_ctx);
52 void dce110_enable_audio_stream(struct pipe_ctx *pipe_ctx);
53 void dce110_disable_audio_stream(struct pipe_ctx *pipe_ctx);
55 void dce110_update_info_frame(struct pipe_ctx *pipe_ctx);
57 void dce110_set_avmute(struct pipe_ctx *pipe_ctx, bool enable);
88 bool dce110_set_backlight_level(struct pipe_ctx *pipe_ctx,
91 void dce110_set_abm_immediate_disable(struct pipe_ctx *pipe_ctx);
[all …]
H A Ddce110_resource.c890 const struct pipe_ctx *pipe_ctx, in get_pixel_clock_parameters() argument
893 const struct dc_stream_state *stream = pipe_ctx->stream; in get_pixel_clock_parameters()
901 pixel_clk_params->signal_type = pipe_ctx->stream->signal; in get_pixel_clock_parameters()
902 pixel_clk_params->controller_id = pipe_ctx->stream_res.tg->inst + 1; in get_pixel_clock_parameters()
924 void dce110_resource_build_pipe_hw_param(struct pipe_ctx *pipe_ctx) in dce110_resource_build_pipe_hw_param() argument
926 get_pixel_clock_parameters(pipe_ctx, &pipe_ctx->stream_res.pix_clk_params); in dce110_resource_build_pipe_hw_param()
927 pipe_ctx->clock_source->funcs->get_pix_clk_dividers( in dce110_resource_build_pipe_hw_param()
928 pipe_ctx->clock_source, in dce110_resource_build_pipe_hw_param()
929 &pipe_ctx->stream_res.pix_clk_params, in dce110_resource_build_pipe_hw_param()
930 &pipe_ctx->pll_settings); in dce110_resource_build_pipe_hw_param()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_resource.c473 const struct pipe_ctx *pipe_with_clk_src, in is_sharable_clk_src()
474 const struct pipe_ctx *pipe) in is_sharable_clk_src()
505 struct pipe_ctx *pipe_ctx) in resource_find_used_clk_src_for_sharing() argument
510 if (is_sharable_clk_src(&res_ctx->pipe_ctx[i], pipe_ctx)) in resource_find_used_clk_src_for_sharing()
511 return res_ctx->pipe_ctx[i].clock_source; in resource_find_used_clk_src_for_sharing()
592 int get_num_mpc_splits(struct pipe_ctx *pipe) in get_num_mpc_splits()
595 struct pipe_ctx *other_pipe = pipe->bottom_pipe; in get_num_mpc_splits()
610 int get_num_odm_splits(struct pipe_ctx *pipe) in get_num_odm_splits()
613 struct pipe_ctx *next_pipe = pipe->next_odm_pipe; in get_num_odm_splits()
626 static void calculate_split_count_and_index(struct pipe_ctx *pipe_ctx, int *split_count, int *split… in calculate_split_count_and_index() argument
[all …]
H A Ddc_link.c1629 static void enable_stream_features(struct pipe_ctx *pipe_ctx) in enable_stream_features() argument
1631 struct dc_stream_state *stream = pipe_ctx->stream; in enable_stream_features()
1651 struct pipe_ctx *pipe_ctx) in enable_link_dp() argument
1653 struct dc_stream_state *stream = pipe_ctx->stream; in enable_link_dp()
1675 if (pipe_ctx->stream->signal == SIGNAL_TYPE_EDP) { in enable_link_dp()
1681 pipe_ctx->stream_res.pix_clk_params.requested_sym_clk = in enable_link_dp()
1700 pipe_ctx, in enable_link_dp()
1701 pipe_ctx->stream->signal)) { in enable_link_dp()
1730 struct pipe_ctx *pipe_ctx) in enable_link_edp() argument
1734 status = enable_link_dp(state, pipe_ctx); in enable_link_edp()
[all …]
H A Ddc_link_hwss.c102 struct pipe_ctx *pipes = in dp_enable_link_phy()
103 link->dc->current_state->res_ctx.pipe_ctx; in dp_enable_link_phy()
330 struct pipe_ctx *pipes = in dp_retrain_link_dp_test()
331 &link->dc->current_state->res_ctx.pipe_ctx[0]; in dp_retrain_link_dp_test()
415 static bool dp_set_dsc_on_rx(struct pipe_ctx *pipe_ctx, bool enable) in dp_set_dsc_on_rx() argument
417 struct dc *dc = pipe_ctx->stream->ctx->dc; in dp_set_dsc_on_rx()
418 struct dc_stream_state *stream = pipe_ctx->stream; in dp_set_dsc_on_rx()
431 void dp_set_dsc_on_stream(struct pipe_ctx *pipe_ctx, bool enable) in dp_set_dsc_on_stream() argument
433 struct display_stream_compressor *dsc = pipe_ctx->stream_res.dsc; in dp_set_dsc_on_stream()
434 struct dc *dc = pipe_ctx->stream->ctx->dc; in dp_set_dsc_on_stream()
[all …]
H A Ddc.c294 struct pipe_ctx *pipe = &dc->current_state->res_ctx.pipe_ctx[i]; in dc_stream_adjust_vmin_vmax()
321 struct pipe_ctx *pipe = in dc_stream_get_crtc_position()
322 &dc->current_state->res_ctx.pipe_ctx[i]; in dc_stream_get_crtc_position()
350 struct pipe_ctx *pipe; in dc_stream_configure_crc()
355 pipe = &dc->current_state->res_ctx.pipe_ctx[i]; in dc_stream_configure_crc()
403 struct pipe_ctx *pipe; in dc_stream_get_crc()
407 pipe = &dc->current_state->res_ctx.pipe_ctx[i]; in dc_stream_get_crc()
428 struct pipe_ctx *pipe_ctx; in dc_stream_set_dyn_expansion() local
431 if (dc->current_state->res_ctx.pipe_ctx[i].stream in dc_stream_set_dyn_expansion()
433 pipe_ctx = &dc->current_state->res_ctx.pipe_ctx[i]; in dc_stream_set_dyn_expansion()
[all …]
H A Ddc_stream.c274 struct pipe_ctx *pipe_to_program = NULL; in dc_stream_set_cursor_attributes()
307 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in dc_stream_set_cursor_attributes() local
309 if (pipe_ctx->stream != stream) in dc_stream_set_cursor_attributes()
313 pipe_to_program = pipe_ctx; in dc_stream_set_cursor_attributes()
317 dc->hwss.set_cursor_attribute(pipe_ctx); in dc_stream_set_cursor_attributes()
319 dc->hwss.set_cursor_sdr_white_level(pipe_ctx); in dc_stream_set_cursor_attributes()
341 struct pipe_ctx *pipe_to_program = NULL; in dc_stream_set_cursor_position()
370 struct pipe_ctx *pipe_ctx = &res_ctx->pipe_ctx[i]; in dc_stream_set_cursor_position() local
372 if (pipe_ctx->stream != stream || in dc_stream_set_cursor_position()
373 (!pipe_ctx->plane_res.mi && !pipe_ctx->plane_res.hubp) || in dc_stream_set_cursor_position()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/basics/
H A Ddc_common.c52 bool is_lower_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_lower_pipe_tree_visible() argument
54 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_lower_pipe_tree_visible()
56 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_lower_pipe_tree_visible()
61 bool is_upper_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_upper_pipe_tree_visible() argument
63 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_upper_pipe_tree_visible()
65 if (pipe_ctx->top_pipe && is_upper_pipe_tree_visible(pipe_ctx->top_pipe)) in is_upper_pipe_tree_visible()
70 bool is_pipe_tree_visible(struct pipe_ctx *pipe_ctx) in is_pipe_tree_visible() argument
72 if (pipe_ctx->plane_state && pipe_ctx->plane_state->visible) in is_pipe_tree_visible()
74 if (pipe_ctx->top_pipe && is_upper_pipe_tree_visible(pipe_ctx->top_pipe)) in is_pipe_tree_visible()
76 if (pipe_ctx->bottom_pipe && is_lower_pipe_tree_visible(pipe_ctx->bottom_pipe)) in is_pipe_tree_visible()
H A Ddc_common.h33 bool is_lower_pipe_tree_visible(struct pipe_ctx *pipe_ctx);
35 bool is_upper_pipe_tree_visible(struct pipe_ctx *pipe_ctx);
37 bool is_pipe_tree_visible(struct pipe_ctx *pipe_ctx);
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn21/
H A Ddcn21_hwseq.c129 void dcn21_PLAT_58856_wa(struct dc_state *context, struct pipe_ctx *pipe_ctx) in dcn21_PLAT_58856_wa() argument
131 if (!pipe_ctx->stream->dpms_off) in dcn21_PLAT_58856_wa()
134 pipe_ctx->stream->dpms_off = false; in dcn21_PLAT_58856_wa()
135 core_link_enable_stream(context, pipe_ctx); in dcn21_PLAT_58856_wa()
136 core_link_disable_stream(pipe_ctx); in dcn21_PLAT_58856_wa()
137 pipe_ctx->stream->dpms_off = true; in dcn21_PLAT_58856_wa()
161 void dcn21_set_abm_immediate_disable(struct pipe_ctx *pipe_ctx) in dcn21_set_abm_immediate_disable() argument
163 struct abm *abm = pipe_ctx->stream_res.abm; in dcn21_set_abm_immediate_disable()
164 uint32_t otg_inst = pipe_ctx->stream_res.tg->inst; in dcn21_set_abm_immediate_disable()
165 struct panel_cntl *panel_cntl = pipe_ctx->stream->link->panel_cntl; in dcn21_set_abm_immediate_disable()
[all …]
H A Ddcn21_hwseq.h48 struct pipe_ctx *pipe_ctx);
50 void dcn21_set_pipe(struct pipe_ctx *pipe_ctx);
51 void dcn21_set_abm_immediate_disable(struct pipe_ctx *pipe_ctx);
52 bool dcn21_set_backlight_level(struct pipe_ctx *pipe_ctx,
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_hwseq.h55 bool dcn30_set_blend_lut(struct pipe_ctx *pipe_ctx,
59 struct pipe_ctx *pipe_ctx,
62 struct pipe_ctx *pipe_ctx,
64 void dcn30_set_avmute(struct pipe_ctx *pipe_ctx, bool enable);
65 void dcn30_update_info_frame(struct pipe_ctx *pipe_ctx);
66 void dcn30_program_dmdata_engine(struct pipe_ctx *pipe_ctx);
H A Ddcn30_hwseq.c70 struct pipe_ctx *pipe_ctx, const struct dc_plane_state *plane_state) in dcn30_set_blend_lut() argument
72 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_blend_lut()
91 struct pipe_ctx *pipe_ctx, const struct dc_stream_state *stream) in dcn30_set_mpc_shaper_3dlut() argument
93 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_mpc_shaper_3dlut()
94 int mpcc_id = pipe_ctx->plane_res.hubp->inst; in dcn30_set_mpc_shaper_3dlut()
95 struct mpc *mpc = pipe_ctx->stream_res.opp->ctx->dc->res_pool->mpc; in dcn30_set_mpc_shaper_3dlut()
143 struct pipe_ctx *pipe_ctx, in dcn30_set_input_transfer_func() argument
147 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_input_transfer_func()
174 if (pipe_ctx->stream_res.opp && pipe_ctx->stream_res.opp->ctx) { in dcn30_set_input_transfer_func()
176 hws->funcs.set_blend_lut(pipe_ctx, plane_state); in dcn30_set_input_transfer_func()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c1180 struct pipe_ctx *pipe_ctx; in dp_dsc_clock_en_read() local
1192 pipe_ctx = &aconnector->dc_link->dc->current_state->res_ctx.pipe_ctx[i]; in dp_dsc_clock_en_read()
1193 if (pipe_ctx && pipe_ctx->stream && in dp_dsc_clock_en_read()
1194 pipe_ctx->stream->link == aconnector->dc_link) in dp_dsc_clock_en_read()
1198 if (!pipe_ctx) in dp_dsc_clock_en_read()
1201 dsc = pipe_ctx->stream_res.dsc; in dp_dsc_clock_en_read()
1257 struct pipe_ctx *pipe_ctx; in dp_dsc_clock_en_write() local
1290 pipe_ctx = &aconnector->dc_link->dc->current_state->res_ctx.pipe_ctx[i]; in dp_dsc_clock_en_write()
1291 if (pipe_ctx && pipe_ctx->stream && in dp_dsc_clock_en_write()
1292 pipe_ctx->stream->link == aconnector->dc_link) in dp_dsc_clock_en_write()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce/
H A Ddmub_psr.c201 struct pipe_ctx *pipe_ctx = NULL; in dmub_psr_copy_settings() local
206 if (res_ctx->pipe_ctx[i].stream && in dmub_psr_copy_settings()
207 res_ctx->pipe_ctx[i].stream->link == link && in dmub_psr_copy_settings()
208 res_ctx->pipe_ctx[i].stream->link->connector_signal == SIGNAL_TYPE_EDP) { in dmub_psr_copy_settings()
209 pipe_ctx = &res_ctx->pipe_ctx[i]; in dmub_psr_copy_settings()
214 if (!pipe_ctx) in dmub_psr_copy_settings()
218 if (!dmub_psr_set_version(dmub, pipe_ctx->stream)) in dmub_psr_copy_settings()
239 copy_settings_data->mpcc_inst = pipe_ctx->plane_res.mpcc_inst; in dmub_psr_copy_settings()
241 if (pipe_ctx->plane_res.dpp) in dmub_psr_copy_settings()
242 copy_settings_data->dpp_inst = pipe_ctx->plane_res.dpp->inst; in dmub_psr_copy_settings()
[all …]

123