Home
last modified time | relevance | path

Searched refs:mmSDMA0_RLC0_RB_WPTR (Results 1 – 16 of 16) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_amdkfd_arcturus.c168 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
173 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v8.c312 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, data); in kgd_hqd_sdma_load()
314 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v7.c326 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, data); in kgd_hqd_sdma_load()
328 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v10.c433 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
438 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v9.c442 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
447 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in kgd_hqd_sdma_load()
H A Damdgpu_amdkfd_gfx_v10_3.c418 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in hqd_sdma_load_v10_3()
423 WREG32(sdma_rlc_reg_offset + mmSDMA0_RLC0_RB_WPTR, in hqd_sdma_load_v10_3()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_offset.h300 #define mmSDMA0_RLC0_RB_WPTR macro
H A Dsdma0_4_0_offset.h388 #define mmSDMA0_RLC0_RB_WPTR 0x0145 macro
H A Dsdma0_4_2_offset.h384 #define mmSDMA0_RLC0_RB_WPTR macro
H A Dsdma0_4_2_2_offset.h388 #define mmSDMA0_RLC0_RB_WPTR macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_4_d.h218 #define mmSDMA0_RLC0_RB_WPTR 0x3504 macro
H A Doss_3_0_1_d.h257 #define mmSDMA0_RLC0_RB_WPTR 0x3504 macro
H A Doss_2_0_d.h272 #define mmSDMA0_RLC0_RB_WPTR 0x3504 macro
H A Doss_3_0_d.h379 #define mmSDMA0_RLC0_RB_WPTR 0x3504 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_10_1_0_offset.h380 #define mmSDMA0_RLC0_RB_WPTR macro
H A Dgc_10_3_0_offset.h376 #define mmSDMA0_RLC0_RB_WPTR macro