Home
last modified time | relevance | path

Searched refs:mmRLC_SRM_CNTL (Results 1 – 10 of 10) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/pm/inc/
H A Dpolaris10_pwrvirus.h50 { 0x00000002, mmRLC_SRM_CNTL },
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_1_d.h1448 #define mmRLC_SRM_CNTL 0xec80 macro
H A Dgfx_8_0_d.h1452 #define mmRLC_SRM_CNTL 0xec80 macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_0.c2743 tmp = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL)); in gfx_v9_1_init_rlc_save_restore_list()
2745 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL), tmp); in gfx_v9_1_init_rlc_save_restore_list()
H A Dgfx_v10_0.c4927 tmp = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL)); in gfx_v10_0_rlc_enable_srm()
4930 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL), tmp); in gfx_v10_0_rlc_enable_srm()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6141 #define mmRLC_SRM_CNTL macro
H A Dgc_9_2_1_offset.h6339 #define mmRLC_SRM_CNTL macro
H A Dgc_9_1_offset.h6363 #define mmRLC_SRM_CNTL macro
H A Dgc_10_1_0_offset.h9455 #define mmRLC_SRM_CNTL macro
H A Dgc_10_3_0_offset.h9281 #define mmRLC_SRM_CNTL macro