Home
last modified time | relevance | path

Searched refs:mmPHYPLLD_PIXCLK_RESYNC_CNTL (Results 1 – 6 of 6) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_2_d.h1072 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL 0x103 macro
H A Ddce_12_0_offset.h656 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h470 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL macro
H A Ddcn_2_1_0_offset.h158 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL macro
H A Ddcn_2_0_0_offset.h138 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL macro
H A Ddcn_3_0_0_offset.h119 #define mmPHYPLLD_PIXCLK_RESYNC_CNTL macro