Home
last modified time | relevance | path

Searched refs:mmD1VGA_CONTROL (Results 1 – 23 of 23) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_timing_generator.c398 offset = mmD2VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
401 offset = mmD3VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
404 offset = mmD4VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
407 offset = mmD5VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
410 offset = mmD6VGA_CONTROL - mmD1VGA_CONTROL; in dce120_timing_generator_disable_vga()
416 value = dm_read_reg_soc15(tg->ctx, mmD1VGA_CONTROL, offset); in dce120_timing_generator_disable_vga()
424 dm_write_reg_soc15(tg->ctx, mmD1VGA_CONTROL, offset, value); in dce120_timing_generator_disable_vga()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/amdgpu/
H A Dvi.c386 d1vga_control = RREG32(mmD1VGA_CONTROL); in vi_read_disabled_bios()
396 WREG32(mmD1VGA_CONTROL, in vi_read_disabled_bios()
412 WREG32(mmD1VGA_CONTROL, d1vga_control); in vi_read_disabled_bios()
H A Dcik.c902 d1vga_control = RREG32(mmD1VGA_CONTROL); in cik_read_disabled_bios()
912 WREG32(mmD1VGA_CONTROL, in cik_read_disabled_bios()
928 WREG32(mmD1VGA_CONTROL, d1vga_control); in cik_read_disabled_bios()
H A Dgmc_v6_0.c804 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v6_0_get_vbios_fb_size()
H A Dgmc_v10_0.c579 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v10_0_get_vbios_fb_size()
H A Dgmc_v7_0.c969 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v7_0_get_vbios_fb_size()
H A Dgmc_v9_0.c1080 u32 d1vga_control = RREG32_SOC15(DCE, 0, mmD1VGA_CONTROL); in gmc_v9_0_get_vbios_fb_size()
H A Dgmc_v8_0.c1093 u32 d1vga_control = RREG32(mmD1VGA_CONTROL); in gmc_v8_0_get_vbios_fb_size()
H A Ddce_v8_0.c1742 mmD1VGA_CONTROL,
H A Ddce_v6_0.c1779 mmD1VGA_CONTROL,
H A Ddce_v10_0.c1813 mmD1VGA_CONTROL,
H A Ddce_v11_0.c1855 mmD1VGA_CONTROL,
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator.c1812 addr = mmD1VGA_CONTROL; in dce110_timing_generator_disable_vga()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h1041 #define mmD1VGA_CONTROL 0x00CC macro
H A Ddce_8_0_d.h5144 #define mmD1VGA_CONTROL 0xcc macro
H A Ddce_10_0_d.h6027 #define mmD1VGA_CONTROL 0xcc macro
H A Ddce_11_0_d.h6104 #define mmD1VGA_CONTROL 0xcc macro
H A Ddce_11_2_d.h7778 #define mmD1VGA_CONTROL 0xcc macro
H A Ddce_12_0_offset.h574 #define mmD1VGA_CONTROL macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_offset.h408 #define mmD1VGA_CONTROL macro
H A Ddcn_2_1_0_offset.h112 #define mmD1VGA_CONTROL macro
H A Ddcn_2_0_0_offset.h52 #define mmD1VGA_CONTROL macro
H A Ddcn_3_0_0_offset.h33 #define mmD1VGA_CONTROL macro