Home
last modified time | relevance | path

Searched refs:GENMO_WT__VGA_HSYNC_POL_MASK (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h7175 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x00000040L macro
H A Ddce_8_0_sh_mask.h10613 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
H A Ddce_10_0_sh_mask.h10997 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
H A Ddce_11_0_sh_mask.h10809 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
H A Ddce_11_2_sh_mask.h12063 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
H A Ddce_12_0_sh_mask.h2213 #define GENMO_WT__VGA_HSYNC_POL_MASK macro
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_1_0_sh_mask.h852 #define GENMO_WT__VGA_HSYNC_POL_MASK macro
H A Ddcn_2_0_0_sh_mask.h263 #define GENMO_WT__VGA_HSYNC_POL_MASK macro
H A Ddcn_3_0_0_sh_mask.h243 #define GENMO_WT__VGA_HSYNC_POL_MASK macro