Searched refs:CLK_DIV_R1X_VAL (Results 1 – 2 of 2) sorted by relevance
208 #define CLK_DIV_R1X_VAL 0x10 macro
725 writel(CLK_DIV_R1X_VAL, &clk->div_r1x); in exynos5250_system_clock_init()